

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/625,291	07/23/2003	Richard W. Adkisson	200300032-2 7891		
22879	22879 7590 08/07/2007 HEWLETT PACKARD COMPANY			EXAMINER	
P O BOX 272400, 3404 E. HARMONY ROAD			CHAN, SAI MING		
	AL PROPERTY ADMINI NS, CO 80527-2400	STRATION	ART UNIT	PAPER NUMBER	
·	15, 00 00327 2100		2616		
			MAIL DATE	DELIVERY MODE	
			08/07/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/625,291	ADKISSON ET AL.				
Office Action Summary	Examiner	Art Unit				
	Sai-Ming Chan	2616				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period way reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION Set (a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from a cause the application to become AB ANDON	DN. timely filed m the mailing date of this communication. IED (35 U.S.C. § 133).				
Status						
,,	Responsive to communication(s) filed on <u>23 July 2003</u> .					
, _	·					
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-16 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-16 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>23 <i>July 2003</i></u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)	<u> </u>					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTØ-948)	4) Interview Summary (PTO-413) Paper No(s)/Mail Date					
3) ☐ Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date: △△△۵00 → 2/22/2005	5) Notice of Informa 6) Other:					

Art Unit: 2609

DETAILED ACTION

Priority

Applicant's claim for domestic priority under 35 U.S.C. 119(e) is acknowledged.

Information Disclosure Statement

The information disclosure statement (IDS) submitted on July 14, 2003 has been considered by the Examiner and made of record in the application file.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.

Art Unit: 2609

2. Ascertaining the differences between the prior art and the claims at issue.

3. Resolving the level of ordinary skill in the pertinent art.

4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1, 3-7, 10 & 13-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shin et al. (U.S. Patent Publication # 20040004975), in view of Locker et al. (U.S. Patent Publication # 20010040908).

Consider **claims 1, 10, 13** Shin et al. clearly disclose and show a system for effectuating the transfer of data blocks including a header block (fig. 4 (410), fig. 5 (500 header); paragraph 9(large header)) across a clock boundary (asynchronous clock boundary) between a first clock domain (paragraph 9 (transmitter's clock domain)) and a second clock domain (paragraph 9 (receiving device's local clock frequency)), wherein said first clock domain is operable with a first clock signal (paragraph 9 (transmitter's

Art Unit: 2609

clock domain)) and said second clock domain is operable with a second clock signal (paragraph 9 (receiving device's local clock frequency)), said first and second clock signals having a ratio of N first clock cycles to M second clock cycles, wherein N/M>1(paragraph 73 (transmitter's frequency is faster than the receiver's (an overrun condition))), comprising: a first circuit portion (fig. 2 (201 transmitter; fig. 3)) for providing said data blocks including said header block to a second circuit portion (fig. 2 (202 receiver; fig. 3)); control logic associated with said second circuit portion for processing said header block (fig.3; paragraphs 3 and 83 (control the transmission and reception of the symbols)).

However, Shin et al. do not specifically disclose the sending of hint signal to accommodate for the longer delay caused by the processing of the header.

In the same field of endeavor, Locker et al. clearly shows the sending of hint signal (paragraph 28 (B sends the hint signal to A for resynchronization because of the clock skew problem. A receives the signal and will make the necessary delay.)).

Therefore it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate a system for data transfer, as taught by Shin et al., and demonstrate the use of hint signal, as taught by Locker et al., so that data transfer between two clock domains is done efficiently.

Consider claim 3, and as applied to claim 1 above, Shin et al., as modified by Locker et al., clearly disclose and show a system for effectuating the transfer of data

Art Unit: 2609

blocks including a header block, wherein said first circuit portion comprises a packet interface (fig. 7, paragraph 94 (segmentation of data packet)).

Consider claims 4, and as applied to claim 1 above, and claim 14, and as applied to claim 13 above,

Shin et al., as modified by Locker et al., clearly disclose and show a system for effectuating the transfer of data blocks including a header block, wherein said second circuit portion comprises: at least one queue (fig.10 (control (1010) and data (1020) queues; paragraph 109)) operably coupled to said first circuit portion for temporarily storing said data blocks; and a multiplexer (MUX) block (fig. 41(4102), paragraph 173) operably coupled to said first circuit portion and said at least one queue, said MUX block operating under a MUX selection control signal (fig. 41(4102), paragraph 175 (receive uHF and uPTR signals from Pointer Tracker)) generated by said control logic for selecting between data blocks stored in said at least one queue and data blocks provided by said first circuit portion without queuing, whereby said data blocks are transmitted as an output of said MUX block to said synchronizer(fig. 3 (305 frame aligner), fig. 41 (4100 frame aligner), paragraph 173 (4103 sync and null detector)).

Consider claim 5, and as applied to claim 1 above, Shin et al., as modified by Locker et al., clearly disclose and show a system for effectuating the transfer of data blocks including a header block, wherein said third circuit portion comprises means for selecting (fig 13 (1302, 1303), paragraph 113(packet preemption))) between data blocks

Art Unit: 2609

directly transmitted by said synchronizer (paragraph 174 (symbol pointer tracker)) and data blocks buffered in said second clock domain (fig. 13 (1301, 1305)), said means operating responsive to at least a portion of said data transfer control signals(preempt primitive).

Consider claim 6, and as applied to claim 1 above, Shin et al., as modified by Locker et al., clearly disclose and show a system for effectuating the transfer of data blocks including a header block, wherein said header block provides protocol control information (fig.4 (416 & 417), paragraph 85, lines 13-16) relative to said data blocks.

Consider claim 7, and as applied to claim 1 above, Shin et al., as modified by Locker et al., clearly disclose and show a system for effectuating the transfer of data blocks including a header block, wherein each of said data blocks comprises multiple bits(paragraph 9 (short block (32 bytes))).

Claims 2, 8, 9, 11-12 & 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shin et al. (U.S. Patent Publication # 20040004975), in view of Locker et al. (U.S. Patent Publication # 20010040908), and in view of Naumann et al. (U.S. Patent Publication # 20040024946).

Art Unit: 2609

Consider claims 2, and as applied to claim 1 above,
claim 11, and as applied to claim 10 above,
claim 12, and as applied to claim 11 above,
claim 15, and as applied to claim 13 above, and
claim 16, and as applied to claim 15 above

Shin et al., as modified by Locker et al., clearly disclose and show a system for effectuating the transfer of data blocks including a header block, further comprising a synchronizer controller (fig. 39b, paragraph 171 (CDR - clock and data recover)) disposed between said first and second clock domains for providing at least one dead cycle control signal (paragraph 171(1-bit control signal for inserting null symbol in RX-DA), paragraph 172) to said second circuit portion.

However, Shin et al., as modified by Locker et al., do not specifically disclose the location of the dead cycle in the data flow. In addition, Naumann et al. clearly disclose the location of at leaset one dead cycle (fig. 20, destination 2, FD2_DATA (A0A1A2A3A4(3 dead cycles)B0B1B2B3B4C0C1C2C3); paragraph 107(3 dead cycles between data flow)).

Therefore it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate a system for data transfer, as taught by Shin et al., and identify the dead cycles, as taught by Naumann et al., so that data transfer between two clock domains is done efficiently.

Consider claims 8 & 9, and as applied to claim 1 above, Shin et al., as

modified by Locker et al., clearly disclose and show a system for effectuating the

transfer of data blocks including a header block as described. However, Shin et al., as

modified by Locker et al., do not specifically disclose interleaved data block.

Furthermore, Naumann et al. clearly disclose data block are interleaved (fig. 20,

destination 2, FD2 DATA (A0A1A2A3A4(3 dead cycles)B0B1B2B3B4C0C1C2C3), data

flow can be interleaved).

Therefore it would have been obvious to a person of ordinary skill in the art at the

time the invention was made to incorporate a system for data transfer, as taught by Shin

et al., and demonstrate interleaved data block, as taught by Naumann et al., so that

data transfer between two clock domains is done efficiently.

Conclusion

Any response to this Office Action should be faxed to (571) 273-8300 or mailed to:

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Hand-delivered responses should be brought to

Customer Service Window

Art Unit: 2609

Randolph Building 401 Dulany Street

Alexandria, VA 22314

Any inquiry concerning this communication or earlier communications from the

Examiner should be directed to Sai-Ming Chan whose telephone number is (571) 270-1769. The

Examiner can normally be reached on Monday-Thursday from 6:30am to 5:00pm.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's

supervisor, Seema Rao can be reached on (571) 272-3174. The fax phone number for the

organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free) or 571-272-

4100.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist/customer service whose telephone number is (571) 272-

2600.

Sai-Ming Chan S.C./ sc SEEMA S. RAO 81310テ SUPERVISORY PATENT EXAMINER Page 9

TECHNOLOGY CENTER 2600

Art Unit: 2609

July 24, 2007

Page 10